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ABSTRACT 
Power blackouts have become more common, as have 
microprocessor-based digital systems.  Retention of the 
data in a system during power failures has become very 
desirable.  Battery back-up of the memory is feasible, 
but expensive, due to the relatively large power con- 
sumption of static memories using conventional tran- 
sistor loads.  The desire to reduce the power consump- 
tion of a memory to the lowest practical level has 
engendered this search for high impedance loads com- 
patible with N-channel metal-oxide-semiconductor (MOS) 
processing. 
Implementations were found in each of the three 
general types of loads studied: diodes, insulated gate 
field effect transistors (IGFETs), and resistors.  The 
selection of a specific implementation was made on the 
basis of minimal processing complexity, small size, low 
power consumption, and reasonable demands on parameter 
control.  PN junctions in polycrystalline silicon were 
chosen as the best implementation from the diode group, 
with charge pumped IGFETs and lightly doped poly- 
crystalline silicon being the optimum choices from the 
IGFET and resistor groups, respectively. 
The lightly doped polycrystalline silicon resistor 
was found to be the best over-all implementation* 
because of the above criteria, and its ideal half band- 
gap temperature activation of conductivity, which 
tracks the leakage currents of the internal PN junc- 
tions of the memory cell with temperature.  109 6 bit 
static random access memories were fabricated with 
these high impedance loads, with no discernible loss 
in yield attributable to them. 
I.  INTRODUCTION 
There has long been a desire by memory users to 
have random access, non-volatile memories.  Magnetic 
core memories have served this purpose in the past, but 
their expense precludes their use in small systems. 
The small system user has traditionally relied on 
dynamic random access memories (RAMs) for the bulk of 
his memory, because the cost of the memory, itself, is 
minimal.  Digital data in dynamic RAMs is stored as the 
presence or absence of charge on capacitors.  Unfor- 
tunately, this charge disappears due to leakage cur- 
rents, and thus, these memories must be refreshed at 
definite intervals to maintain the data stored in them, 
increasing system complexity and cost.  Within the last 
few years, reasonably inexpensive 4096 bit (4K) static 
RAMs have become available.  These memories will store 
data indefinitely, but only if power is continuously 
supplied.  Even a momentary loss of power can destroy 
the information stored in them.  During any interrup- 
tion of power, the user is faced with the choice of 
supplying hundreds of milliwatts of standby battery 
power to maintain his data, or losing it. 
Several partial solutions to this dilemma are 
available.  Various forms of programmable read-only- 
memories (PROMs) are commercially available.  Elec- 
trically programmable and physically programmable 
(fusible-link and mask programmable) read-only-memories 
will store data for long and indefinite periods of 
time, respectively, without power, but, as their name 
implies, they cannot be written under normal system 
conditions.  Complimentary metal-oxide-semiconductor 
(CMOS) memories can be put on battery back-up with 
negligible power draw, but their expense precludes wide 
use in all but the smallest of systems. 
One other approach, taken by Texas Instruments, is 
to back-up only the memory portion of a static chip, 
allowing the peripheral circuits to "go dead".  The TMS 
1046-3 and TMS 1047-3 UK static RAMs typically draw 
UOOmW during operation and 10row on battery back-up (a 
20 pin option).  This implies that each memory cell 
draws approximately . 5;iA.  The desire to reduce the 
power consumption of the memory portion of a static 
memory chip by at least an order of magnitude below 
this value has engendered this work. 
Figure 1 shows a typical static memory cell.  M1 
and M2 comprise a cross-coupled flip-flop, with M3 and 
M4 acting as access transistors.  In operation, either 
M1 or N2 is on (conducting), creating a low voltage at 
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FIGURE i. TYPICAL STATIC MEMORY CELL 
its drain* hereafter referred to as the low node.  The 
other device must be off, creating a high voltage at 
it3 drain, hereafter referred to as the high node.  The 
bit lines are normally held high by clamps M5 and M6. 
When the cell is accessed by raising the word line vol- 
tage above threshold, the on-device will start to pull 
its associated bit line voltage down toward Vss.  As- 
suming that the word line voltage never exceeds Vcc, 
the access transistor on the high node never becomes 
conductive, since its gate-to-source voltage (Vgs) 
never exceeds threshold.  Thus, a differential signal 
is developed on the bit lines.  To write into the cell, 
it is only necessary to reduce the voltage on one of 
the bit lines below threshold, turning off the opposite 
transistor.  The bit line clamp (M5 or M6) can then 
raise the voltage on the opposite bit line to one 
threshold voltage (Vt) drop below Vcc.  This raises the 
high node to the same voltage. 
The only function that either load (Z1 or Z2) must 
perform is to limit the current flow into the low node, 
but allow enough current to flow into the high node to 
overcome the leakage currents of the source and drain 
diffusion regions, which are part of that node.  In 
circuits using discrete components, the load elements 
(Z1 and Z2) are simply resistors, because of their low 
cost and small size.  In integrated circuit form, such 
resistors are typically obtained by utilizing diffused 
reqions, which, however, require a large area because 
of their relatively high conductivity.  Alternate im- 
plementations for these load elements come to mind, 
some of which were proposed by Goser (1), but, to limit 
the scope of this work, the following limitations will 
be observed: 
1. The processing must be compatible with stan- 
dard N-channel silicon gate technology. 
2. Since two loads must be incorporated for each 
memory cell on the chip, size will be con- 
sidered critical. 
3. Extensive process development, even if com- 
patible with N-channel technology, will not be 
undertaken. 
4. The load device should be compatible with a 
single supply voltage, Vcc, of 5V, where Vss 
is defined as the ground node, i.e., Vss«0V. 
5. The load devices must have a temperature 
dependence which allows enough current to flow 
into the high node to track the leakage cur- 
rents of the metal-oxide-semiconductor (MOS) 
transistors on this node over the entire 
operating range, 0°c to 100°c. 
Diodes, insulated gate field effect transistor 
(IGFET) loads, and resistors will be considered in the 
next three sections, respectively.  The merit of each 
of the individual implementations will be judged, in 
part, by the limitations delineated above. 
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IT DIODES 
A. SINGLE CRYSTAL DIODES 
The source and drain diffusions form single 
crystal diodes (PN junctions) to the substrate.  The 
reverse bias leakage of these diodes must be supplied 
by the loads,  since direct measurement of this leakage 
is prone to error, because of surface effects, defects, 
and its small magnitude, an indirect method of approach- 
was applied.  The reverse leakage of PN junctions is 
of paramount importance to dynamic RAM technology, 
where binary information is stored on capacitors.  An 
estimate of the reverse leakage was made using the ex- 
pression: 
I«CdV/dT, 
where the values of c and dV/dT are estimated from 
dynamic RAM technology.  Using typical values of 
minimum holding time (4msec at Tj=100°C), change in 
voltage (8V), and over-estimating the cell capacitance 
(.3pF), a current of .6nA is obtained.  Thus, at the 
highest temperature of operation (where junction 
leakage is a maximum) less than .6nA per cell must be 
supplied. 
A diode could be used for the load element of a 
static RAM cell, provided that it had a higher satura- 
tion current than the source-drain junction diode.  As- 
suraing that this could be done controllably* the 
problem of isolation still exists.  Any N-type diffu- 
sion into the substrate creates a PN junction to the 
substrate.  To isolate a single crystal diode* two dif- 
fusions are necessary, an N-type isolation tub* and 
then a P-type anode.  Since both the deep tub and 
P-type diffusions are incompatible with standard 
N-channel technology* this type of load device was con- 
sidered unacceptable. 
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B.  POLYSILICON DIODES 
In normal N-channel processing, polycrystalline 
silicon (polysilicon) is deposited over defined gate, 
source, and drain windows in the field oxide.  It is 
then defined into the gates and interconnect patterns 
required by the circuit.  Thereafter, an ion implant 
or diffusion is used to dope the polysilicon, as well 
as the source and drain regions, forming a self-aligned 
gate structure.  By adding a selective P-type ion im- 
plant (or diffusion) to the process, an isolated PN 
junction in the polysilicon can be formed. 
Two existing experimental structures were in- 
o 
vestigated, with PN junction areas of 28um% and 
2 86.um .  The forward characteristics showed the typical 
series resistance of the polysilicon, while the reverse 
currents scaled linearly with junction area, as ex- 
pected . 
Although the current-voltage (IV) characteristics 
of the diodes were investigated at several different 
temperatures, for clarity, only the data obtained for 
2 
the 28um structure at 283°K and 358°K are plotted in 
Figure 2.  Contrary to the recombination-generation 
theory proposed by Manoliu and Kamins (2), the reverse 
current was found to have voltage and temperature 
dependencies of Schottky emission (3): 
11 
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* 2 
I=A T^A exp 
where: 
•k 
A = the modified Richardson constant 
T= temperature, degrees K 
A= area of the junction 
q= electronic charge 
k= Boltzmann's constant 
fibs  barrier height 
e.=  permittivity 
d= effective width of the barrier 
Vr= applied reverse voltage 
Using the known physical constants, and various 
forms of the equation and its derivatives with respect 
to temperature, area, and applied reverse voltage, a 
set of coefficients was obtained: 
•k 5 
A =   8.93x10     A/cm/cK 
A=  28x10"8 cm2 
-19 q= 1.6x10    coulomb 
k= 8.62x10-5 eV/°K 
^b= .30 3 V 
«,.   1.036X10-12 P/cn, 
-8 d=  82x10       cm 
13 
Most of these coefficients seem reasonable, in- 
cluding calculated electrical field values (Vr/d) of 
up to 6x10  V/cra, but the Richardson constant is unex- 
plicably low.  The excellent fit of the data to the 
theoretical expression over four orders of magnitude 
is 3hovm in Figure 2. 
A current of 1nA at 100°c (373°K) could be sup- 
plied by a polysilicon diode sustaining a one volt 
2 
drop, with a junction area of approximately 2.2^um . 
However, this same diode will deliver a current of 
>.11;iA with five volts across it.  This is more than 
the . 05/iA maximum desired.  In order to reverse bias 
the junction, the N-type material must be connected to 
the positive power supply, but, for proper threshold 
voltage, the gate electrode must also be N-type.  Thus, 
as shown in Figure 3, a P-type layer must be sandwiched 
between the two N-type regions, and an unwanted forward 
diode drop will be sustained if the P and N regions are 
not shorted by metalization, a space consuming task. 
In spite of these problems, the PN junction in 
polycrystalline silicon will not be discarded as a 
possible implementation, but it will be considered less 
than ideal. 
14 
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C.  SCHOTTKY DIODES 
Even though Schottky diodes may be considered to 
be incompatible with standard N-channel technology 
because of the use of lightly doped regions and non- 
standard metals, their extensive use in integrated cir- 
cuits warrants their inclusion in this section. 
Ideally, schottky barrier diodes with a reverse bias 
greater than 3kT/q show reverse current saturation (3), 
but obtaining a practical diode with the correct 
reverse current poses some problems,  small diode areas 
-8   2 
of 25x10  era would still require reverse current den- 
-3    2 sities of «»x10 A/cm , which would necessitate barrier 
heights of .57V (3).  Unfortunately barrier heights 
below .7V do not display the constant reverse satura- 
tion current of ideal devices (1,5).  Other means of 
limiting the reverse currents of low-barrier diodes* 
! 
or increasing the leakage of high-barrier diodes have 
been investigated, including diodes to amorphous 
silicon (6) and polysilicon (7).  Research into this 
area was done by a aroup at Bell Telephone 
Laboratories, inc. (7).  The general conclusion of this 
study was that Schottky diodes are unsuitable for MOS 
circuits when used as very high impedance load elements 
16 
because of problems with process compatibility, 
parameter variability, manufacturability, unwanted 
metallurgical reactions, and/or reliability. 
17 
D.  DIODE SUMMARY 
PN junctions in single crystal silicon are unac- 
ceptable because of the processing incompatibility re- 
quired for isolation.  Schottky barrier diodes are un- 
suitable for a variety of reasons, but obtaining 
reverse bias currents in the required range appears to 
be the first problem which must be solved.  Reverse 
currents through PN junctions in polycrystalline 
silicon have an exponential dependence on voltage* 
which produces a low-node current higher than the 
desired maximum.  The polysilicon diodes also.require 
a P-type diffusion and a shorting strap.  However, in 
spite of these limitations, the polysilicon diode ap- 
pears as the most viable member of the diode group. 
18 
Ill IGFET LOADS 
A. STANDARD IGFET LOADS 
Two common implementations of load devices are the 
enhancement-mode and depletion-mode IGFET (Insulated 
Gate Field Effect Transistor)•  The enhancement-mode 
device has its source connected to the internal node, 
its drain to Vcc, and its gate to either Vcc or a 
separate Vgg supply.  The depletion-mode device has 
identical source and drain connections, but its gate 
is returned to its source.  Assuming no Vgg supply 
(because of the single power supply criteria), Vt fixed 
(♦.9V for the enhancement-mode device and -.9V for the 
depletion-mode device),   and a one volt drop across the 
IGFET at 1nA# the following simplified equation (8) 
will demonstrate the absurd size required for standard 
loads in this application: 
2 
Id=ji W Co (Vo-Vt) 
L 2 
where: 
yx-  majority carrier surface mobility 
Co= per unit area gate capacitance 
W= device width 
L= electrical channel length 
19 
Assuming the electrical conditions above, a . 1/im 
2 
gate oxide thickness, and a mobility of 650 cm /V-sec, 
one obtains W/L ratios of 8.9x10   and 2*.7x10"  for 
the enhancement and depletion devices, respectively. 
Widths of a meager 1pm would require channel lengths 
of 112jLim and 4049;jtm!  Disregarding all other drawbacks, 
the sheer size of these devices precludes their use in 
this application. 
20 
B. SUB-THRESHOLD DEVICES 
Sub-threshold conduction, i.e., current flow in an 
IGFET when its gate-to-source voltage is below 
threshold, has been recognized for some time (9-12). 
Typical sub-threshold drain current (Id) vs. drain-to- 
source voltage (Vds) (as a function of gate-to-source 
voltage (Vgs)) characteristics are shown in Figure «». 
In order to understand sub-threshold characteristics 
for both depletion- and enhancement-mode devices at 
various values of Vds and Vbs (back-gate or substrate- 
to-source voltage), the curves were normalized by cal- 
culating values of (Vgs-Vt) for a given drain current, 
using (13): 
Vt=Vto ♦ K1 (VVbs-2J0f -V2T£ ) ♦ K2Vds, 
where: 
Vto= The extrapolated value of the triode-region 
Id vs. Vgs curve—extrapolated to ld*0, 
Vds=0, and Vbs=0. 
K1= The coefficient required to describe the in- 
crease in threshold voltage when the back-gate 
to source voltage is increased (the body ef- 
fect) . 
K2= The coefficient which describes the effect 
termed second-gate, where the drain acts as an 
21 
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22 
unwanted second gate—inverting the channel 
from the back, thus reducing the value of 
threshold voltage with increasing Vds. 
Figure 5 shows the sub-threshold Id vs. (Vgs-Vt) 
characteristics of depletion- and enhancement-mode 
devices with electrical channel lengths near 12>im, at 
various values of Vbs and Vds.  Although there is some 
scatter in the data, and the behavior of K1 and K2 in 
the sub-threshold region is slightly non-con3tant, the 
data points have a slope of one decade of current for 
every .1V of (Vgs-Vt) in the region -3kT/q>(Vgs-Vt) and 
Vds>5kT/q.  The complete empirical expression for Id 
is: 
-2  W Co 
Id= 8x10  p   exp(.596 q/kT(Vgs-Vt)) • 
L  2 
(1-exp(-.046UVd a/kT)), 
valid for -3kT/q>(Vgs-Vt). 
This expression fits the form of Swanson and 
Meindl's (11) theoretical expression for weak inver- 
sion: 
W      1   kT 2    q kT mq 
Id= _ p.  Co   (n ) exp( (Vgs-Vt-n ) (1-exp(-  Vds) 
L n  m   q     nkT q nkT 
where n=1.677 (obtained from the exponential dependence 
of drain current on gate-to-source voltage) and tn«.0*72 
23 
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(required to yield the proper value of drain current 
in the sub-threshold region).  There are two 
disparities: 
1) Their formula is valid for Vg < Vt ♦ n(kT/q), 
while the individual data all show a transition 
region for (Vgs-Vt) >-3kT/q, and 
2) m=(Co ♦ Cd)/Co >1, in theory, while em- 
pirically, neither the collective nor the in- 
dividual data can be fit with m>1. 
The disparities arise because of the different 
ranges of sub-threshold conduction characterized. 
Swanson and Meindl attempted to fit the region near 
threshold, while this work concentrated on the area 
well below threshold.  If the data obtained here were 
fitted in the transition region (Vt>(Vg-Vt)>-3kT/q), 
a value of m>1 would be obtained. 
Disparities aside, the general form of the equa- 
tion has been confirmed.  Typically, an IGFET will have 
a one order of magnitude change in drain current for 
each .1V change in (Vgs-Vt).  This has practical im- 
plications in the control of memory current.  Small, 
but realistic, variations in the value of threshold 
voltage (14) will cause large fluctuations in drain 
current.  A one sigma limit of ,125V in Vt will cause 
?5 
the drain current to vary by five orders of magnitude 
in the central 96* of the product! 
If the variation in Vto could be overcome by 
either better control or discarding product, the varia- 
tions in threshold due to the effects of K1 and K2 
would still wreak havoc, since K1 increases as K2 
decreases and vice-versa.  Short channel length devices 
have small values of K1# but even 3jim channel lengths 
give rise to K2 values of -025, thus causing the 
source-grounded device to conduct an order of magnitude 
more than the high node device (using the assumptions 
made previously),  Opting for long channel length 
devices, with K2 values approaching zero, yields K1 
values approaching (1/Co) V2eqNa .  Assuming Na»1x10 15 
3 /cm , Tox=.1;am, and Vbb=-3V, the source grounded device 
would have 4.6 times as much current flowing throuah 
it. 
The unrealistic demands on parameter control and 
processing make sub-threshold devices unacceptable as 
high impedance loads. 
26 
C. CHARGE PUMPED IGPETS 
Classical MOS theory requires all of the minority 
carriers in an extinguishing channel to return to the 
source.  In fact, if the gate voltage is dropped below 
threshold very quickly (zero fall-time), almost all of 
the minority carriers would be injected into the sub- 
strate.  Even if the gate voltage is lowered slowly, 
some minority carriers (those trapped by fast states) 
will be held in the channel region, and eventually will 
recombine with majority carriers in the substrate. 
This phenomenon, which has been termed charge pumpina, 
has been studied (15,16), and even proposed as a means 
for maintaining high node voltages in MOS memory cells 
(17.18). 
Charge pumped current, normalized to a one cm 
gate area, vs. frequency is shown in Figure 6 for a 
long channel (200;im) device with sine wave and square 
wave excitation at 298°K and 353°K.  The total current 
is composed of two parts: a geometric component and a 
fixed surface-state component, similar to that observed 
previously (15) . 
Without adding another lead to the package, the 
charge pump voltage must be supplied on-chip.  The 
large capacitive load on this charge pump generator 
27 
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makes fast fall times undesirable.  For very slow fall 
times, the minimum charge pumped is (17) : 
Qp«q-Nfs-A. 
Thus, the current is: 
Ip=q-Nfs-AF, 
where: 
Ip= the minimum current pumped 
q= the electronic charge 
Nfs= the number of fast states per unit area 
A= the area 
F= the frequency. 
If the charge pump generator is on-chip, large 
values of inductance are not available, thus, the 
capacitance appears as real loading, which must be 
charged by Vcc and discharged into Vss (ground).  The 
minimum power which must be supplied is: 
1 2    1 Ae 2 
P= _CV F  = (1*FR*IN)V F, 
2 2  t 
where: 
P= the minimum power supplied 
e= the dielectric permittivity 
A= the gate area 
t= the dielectric thickness 
29 
FR= the fringing factor, i.e., the increase in 
gate capacitance over parallel plate 
capacitance due to fringing — usually 25% 
IN= the interconnect capacitance, including its 
fringing — usually 50% of the gate 
capacitance 
V= the power supply voltage 
F= the frequency 
The useful power supplied is simply VIp, 
therefore, the ratio of supplied power to useful power 
i3: 
(e/t) (1*FR*IN)V 
2nqKfs 
where n is the internal efficiency of the charge pumo 
generator, and all other terms have been defined 
before.  Using all of the assumptions made previously, 
a generator efficiency of 505S, and a fast state density 
10   2 
of 1x10  /cm , one finds Y=189.  Thus, the maximum 
power required by the charge pump generator is nearly 
two hundred times the power required by the memory ar- 
ray. 
There appears to be no clear reason as to why 
charge pumped loads are not used in MOS memories.  Al- 
though this means of sustaining high node voltages has 
30 
been proposed (17,18), no commercial part using this 
technique is currently available.  Reliability and 
noise generation are two potentially troublesome areas 
which cannot be fully analyzed without constructing 
models. 
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D. IGFET SUMMARY 
Standard IGFET depletion- and enhancement-mode 
devices* with normal threshold voltages, are unac- 
ceptable as very high impedance memory cell loa i 
devices because of their size.  Lowering (Vgs-Vt) into 
the sub-threshold region results in small devices, but 
imposes restrictions on threshold control too severe 
for a production environment.  Charge pumped IGFETs are 
a reasonable choice if either a two hundred fold in- 
crease in memory retention current (due to the on-chip 
charge pump generator) or a twenty pin package (even 
for those customers not requiring the battery back-up 
feature) and a user-supplied charge pump generator are 
acceptable.  The reliability of charge pumping and the 
potential of noise generation could not be evaluated. 
The lack of commercial parts using this scheme suggests 
that one or both of the suspected problems may exist. 
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IV RESISTORS 
A. STANDARD RESISTORS 
Two standard methods of implementing resistors are 
the poly- and single-crystal resistors.  Typical poly- 
crystalline resistors have sheet resistances in the 
20-100fl/ Drange, clearly too low for consideration in 
this application.  Various forms of the single crystal 
pinch resistor and/or JFET roust be excluded because of 
processing incompatibility.  Standard diffused sheet 
resistances are below those of the polysilicon (because 
of higher mobility), and thus, clearly out of con- 
sideration. 
One attempt at making high valued resistors (19) 
used selectively ion implanted regions to obtain dif- 
fused resistor values of 11Kft/Q.  To obtain the net 
9 
doping (Nd-Na) required for a 10 ft/O resistor, the ex- 
pression: 
W    1 
R   » 
L   q.j^-n.Xj 
is used with the following assumptions: 
15 3 
Nd= 10   atoms/cm 
Xj= .1um 
2 
;in= 1300 cm /V-sec (bulk substrate mobility (20)) 
n= Nd-Na (100% activated and ionized) 
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11   3 Solving for n, one obtains n*ft.8x10 /cm —an absurd 
requirement indeed, since a single wafer will have sig- 
nificantly higher doping variations than this!  One 
potential solution to this problem would be to use 
silicon substrates with significantly lower dopino. 
Thi3 approach is ruled out because of potential inver- 
sion of this material, e.g., positive charges in the 
oxide could invert the surface from P-type to N-type, 
thus destroying the isolation between N-type diffu- 
sions.  One other alternative, which solves the isola- 
tion problem, is the use of lightly doped polycrystal- 
line silicon—the subject of the next section. 
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B. POLYSILICON RESISTORS 
Since polycrystalline silicon is isolated from the 
substrate by a layer of silicon dioxide and has a lower 
mobility than single crystal silicon, it would be 
nearly ideal as a high impedance load, but the problem 
12   3 
of controlling doping in the 10 /cm range is still 
worrisome.  Fortunately, polysilicon behaves in an 
anomalous manner, i.e., doping levels below approx- 
17 3 imately 10   atoms/cmJ yields a resistivity slightly 
higher than the intrinsic resistivity of single crystal 
silicon (due to lower mobility in the polysilicon). 
Fripp's (21) result of > 10 ohm-cm at room temperature 
17   3 for doping levels below 10  /cm were subsequently con- 
firmed by Maderic (22). ; 
Although samples with rather large spacings 
between doped regions (>20>im) showed linear behavior 
at raode3t electric fields, shorter structures exhibited 
the unusual three-region current-voltage (IV) charac- 
teristics shown in Figure 7.  Region I is linear, as 
expected. Region II approximately follows a \/v depen- 
dence, and Region III has an exponential dependence on 
voltage,  with the exception of the linear region, the 
IV characteristics cannot be identified to be due to 
any one or more of the basic conduction processes or 
the classic n-i-n structure (23). 
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In order to better understand the mechanisms in- 
volved, the current-voltage characteristics of a spe- 
cial test structure were investigated.  This structure 
has masked resistor regions ranging from 6um to 50um 
in length.  A plot of reciprocal current density (with 
the voltage fixed at 17 V) vs. mask dimension is shown 
in Figure 8.  This plot was found to be linear, with 
an abscissa intercept of 2.5uro.  Therefore, the true 
length of the resistors should be the mask dimension 
minus 2.5um. 
One startling finding was that all resistors with 
mask dimensions below Sum were short circuits.  This 
can be explained by postulating two diffusion 
mechanisms in the polycrystalline silicon.  Diffusion 
along grain boundaries proceeds much more rapidly than 
in the single crystal grains (21), thus, the average 
2.5um lateral diffusion can be interpreted as a much 
more shallow diffusion in the grains, with spikes of 
diffusion along the grain boundaries. 
A log-log plot of current density vs. the average 
electric field for the shortest (8jim-2.5;im) and longest 
(50jim-2.5um) structures is shown in Figure 9.  The 
17.5/im resistor exhibits linear behavior until the 
average field exceeds 10 V/cm, where carrier mul- 
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tiplication starts to occur.  The 5.5;um resistor shows 
linear behavior at very low averaqe fields, a tendency 
toward drift velocity saturation (25) at moderate 
average fields, and carrier multiplication at high 
fields, where the curves merge again.  It is postulated 
that the IV characteristics are a combination of low- 
field grain conduction and high-field grain boundary 
conduction (due to the spike-shaped highly doped re- 
gions) .  Region I is linear and lies on the long struc- 
ture's curve, since the entire microstructure is in a 
low field region.  Region II shows the combination of 
linear conduction and drift velocity saturation, and 
Region III merges with the long structure's charac- 
teristics due to reduced effectiveness of the diffusion 
spikes.  This reduced effectiveness is probably due to 
a space charge forming around the spikes.  Other than 
confirming that all currents are half band-gap ac- 
tivated with temperature, no attempt vas made at deter- 
mining the equations that describe the over-all 
behavior, since they would be dependent on processing, 
heat treatments, and grain size. 
The lightly doped polycrystalline silicon appears 
to be an ideal structure for implementing high im- 
pedance loads.  The structure is isolated and compact. 
00 
The only perturbation in the normal processing sequence 
i3 to mask the polysilicon before implant.  The ideal 
half band-gap temperature activation of conductivity 
allows the smallest possible current to be used at any 
given temperature, since it tracks the node leakage 
with temperature.  It has also been experimentally 
determined that these resistors have a conductance 
which cannot be modulated by a field plate, so that 
crossing these resistors with metal runners (which a 
compact layout requires) has no effect on their elec- 
trical characteristics. 
U1 
C. RESISTORS FROM OTHER DEPOSITED FILMS 
The different types of deposited films, whether 
from chemical vapor deposition (CVD) or other means of 
deposition (such as evaporation and sputtering), is 
endless, and thus, can never be exhausted.  Two film3 
were briefly investigated, because of their 
availability and interesting characteristics. 
Semi-Insulating POlycrystalline Silicon (SIPOS) 
has been developed by the Sony Corporation (26), and 
has been widely publicized (27-31 and references in 
29-31).  SIPOS is a low temperature CVD film of poly- 
crystalline silicon doped with oxygen.  The oxygen 
reduces the conductivity of the polysilicon by reducing 
mobility, and thus, produces films with higher 
resistivity than intrinsic polysilicon and/or a wide 
tolerance to doping. 
The second film investigated was sputtered carbon, 
which was of interest because of its inertness, ease 
of deposition, and the anisotropic electrical and ther- 
mal behavior of graphite and "vitreous" carbon.  It was 
hoped that a film with good lateral (parallel to the 
wafer's surface) and poor vertical electrical conduc- 
tivity could be obtained. 
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The electrical characteristics of these films were 
not reproducible.  It is assumed that the ir- 
reproducibility was due to poor film-to-substrate 
and/or metal-to-film contacts.  Further process 
development would be required to fully characterize 
these films. 
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D. RESISTOR SUMMARY 
Although standard resistors and lightly doped dif- 
fused resistors are unusable in this application, 
lightly doped polysilicon and deposited films both seem 
viable.  The lightly doped polysilicon resistors are 
the most attractive. 3ince no process development is 
required, and they have half band-gap temperature ac- 
tivation of conductivity, i.e., the current supplied 
by the resistors will exactly track the leakage cur- 
rents of the PN diodes with temperature.  The conduc- 
tivity of these resistors was found to be unraodulatable 
by a field plate. 
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V LOAD IMPLEMENTATION 
Since the lightly doped polysilicon resistors were 
so attractive, and have been accepted by other com- 
panies (3 2-35), a096 bit (IK), unclocked, static random 
access memories (in both UKx1 and IKxU organizations) 
were fabricated using them.  Several lots (20 wafers 
per lot) of devices were processed and showed no loss 
in yield attributable to the polysilicon resistors. 
The resistors performed as expected, with a total 
memory retention current of less than .HuA at room tem- 
perature, with half band-gap temperature activation. 
U5 
VI CONCLUSION AND RESULTS 
The search for a suitable implementation of a high 
impedance load element compatible with N-channel tech- 
nology has ventured into three general areas: diodes, 
IGFET loads, and resistors. 
Single crystal PN junctions are unacceptable 
because of the additional requirement of an isolation 
diffusion.  Obtaining the reverse bias currents of the 
desired magnitude from schottky barrier diodes seems 
difficult, if not impossible, due to the limitations 
of practically realizable structures.  Diodes in poly- 
crystalline silicon have low-node currents higher than 
the desired maximum, require a P-type diffusion, and 
require a space-consuming shorting strap.  Thus, none 
of the diodes studied seem viable as a high impedance 
load. 
Standard IGFET loads, with normal threshold vol- 
tages, are too large.  Sub-threshold devices are 
smaller, but impose stringent restrictions on threshold 
voltage variations, making them incompatible with a 
production environment.  Charge pumped loads have been 
proposed for this application (17,16), and there ap- 
pears to be no reason why they could not be used in MOS 
memories.  However, no commercial memories using charge 
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pumped loads exist, which raises questions about 
reliability, noise generation, and other problems which 
charge pumped loads may have.  Hence, IGFET load 
devices will, at tHs time, be deemed unsuitable for 
this application. 
The resistor, the classical implementation of load 
elements, offers more hope.  Although standard poly- 
and single-crystal resistors would be too large, and 
lightly doped diffused resistors have isolation and 
conductivity modulation problems, resistors from 
lightly doped polycrystalline silicon or other 
deposited films seem viable. 
Because of its minimal processing requirements, 
its ideal temperature tracking, and its acceptance by 
several companies (32-35), the lightly doped 
polysilicon resistor was chosen as the best implementa- 
tion for the loads.  Several lots (20 wafers/lot) of 
UK static RAMs (configured UKxl and 1Kx4) were 
processed, with no discernible loss in yield at- 
tributable to the polysilicon resistors.  The total 
memory retention current was less than . 4>iA at room 
temperature, and was half band-gap temperature ac- 
tivated, as expected. 
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